

**APPLICATION FOR
UNITED STATES LETTERS PATENT**

Be it known that we, Preston Jett, a citizen of United States, residing at 1312 Brookmeade, Huntsville, Alabama 35816; Lawrence E. Larson, a citizen of United States, residing at 13771 Mercado Drive, Del Mar, California 92014; Bret A. Pollack, a
5 citizen of United States, residing at 1721 Aviation Boulevard, Apartment 47, Redondo Beach, California 90278; David A. Rowe, a citizen of United States, residing at 5309 Asteria Street, Torrance, California 90503; have invented a new and useful "Baseband Signal Converter for a Wideband Impulse Radio Receiver".

10 This application claims benefit of co-pending U.S. Application Serial No. 09/356,384 filed July 16, 1999, entitled "Baseband Signal Converter for a Wideband Impulse Radio Receiver", the disclosure of which is hereby incorporated by reference.

BACKGROUND OF THE INVENTION

15 The present invention relates generally to radio receivers adapted to receive and process wideband impulse radio signals. More particularly, this invention pertains to devices and circuits for accurately converting in an impulse radio receiver a series of time-modulated radio pulses into a baseband signal.

20 There is a continuing need for the development of advanced wireless devices for communications of voice and data, for materials measurement, navigation, environmental sensing, radar, security and numerous other civilian and military applications of radio technology. Improvements are needed in the underlying technology to provide greater reliability, greater accuracy, lower power

consumption, lower cost, reduced size, and efficient use of the limited available spectrum. Conventional narrow band AM, FM, CDMA, TDMA and similar wireless communications methods and systems have not fully met these needs.

However, there is an emerging technology called Impulse Radio (including
5 Impulse Radar) ("IR") that offers many potential advantages in addressing these needs. Impulse radio was first fully described in a series of patents including U.S. Pat. No. 4,641,317 (issued Feb. 3, 1987), U.S. Pat. No. 4,813,057 (issued Mar. 14, 1989), U.S. Pat. No. 4,979,186 (issued Dec. 18, 1990) and U.S. Pat. No. 5,303,108 (issued Nov. 8, 1994), all invented by Larry W. Fullerton and assigned to Time
10 Domain Corporation. The disclosure of each of these patents is incorporated in this patent specification by reference.

Impulse radio systems are generally characterized by their transmission of short duration broad band pulses on a relatively low duty cycle. In some systems these pulses may approach a Gaussian monocycle, where the instantaneous pulse
15 bandwidth is on the order of the center frequency. The short pulse, low duty cycle mechanism produces a processing gain that may be utilized for interference rejection and channelization. Because of the extremely wide instantaneous bandwidth of the pulse, the available processing gain far exceeds what is achieved using typical conventional spread spectrum methods. This enables the utilization of
20 many more channels at higher dynamic ranges and higher data rates than are available in the typical conventional spread spectrum system.

average pulse-to-pulse interval. A Gaussian monocycle is the first derivative of the Gaussian function. However, in a real world environment, a perfect Gaussian pulse is not achievable. In the frequency domain, this results in a slight reduction in the signal bandwidth. The signals transmitted by an IR transmitter, including
5 Gaussian monocycles, signals having multiple cycles in a Gaussian envelope, and their real world variations, are sometimes called impulses.

The Gaussian monocycle waveform is naturally a wide bandwidth signal, with the center frequency and the bandwidth dependent on the width of the pulse. The bandwidth is approximately 160% of the center frequency. In practice, the
10 center frequency of a monocycle pulse is approximately the reciprocal of its length, and its bandwidth is approximately equal to 1.6 times the center frequency. However, impulse radio systems can be implemented where the transmitted and/or received signals have waveforms other than an ideal Gaussian monocycle.

Most prior art wireless communications systems use some variation of
15 amplitude modulation (AM) or frequency modulation (FM) to communicate voice or data with a radio carrier signal. However, impulse radio systems can communicate information using a novel technique known as pulse position modulation. Pulse position modulation is a form of time modulation in which the value of each instantaneous value or sample of a modulating signal (e.g., a voice or data signal) is
20 caused to change or modulate the position in time of a pulse. In the frequency domain, pulse position modulation distributes the energy over more frequencies.

In some impulse radio communications, the time position (pulse-to-pulse

interval) is preferably varied on a pulse-by-pulse basis by two separate components: an information component and a pseudo-random code component. Prior art spread spectrum radio systems make use of pseudo-random codes to spread a narrow band information signal over a relatively wide band of frequencies.

5 A spread spectrum receiver then correlates these signals to retrieve the original information signal. Unlike conventional spread spectrum systems, impulse radio systems do not need the pseudo-random code for energy spreading. In some applications, impulse radio transmitters can use pulse widths of between 20 and 0.1 nanoseconds (ns) and pulse-to-pulse intervals of between 2 and 5000 ns. These

10 narrow monocycle pulses have an inherently wide information bandwidth. (The information bandwidth, also referred to simply as the "bandwidth", is the range of frequencies in which one or more characteristics of communications performance fall within specified limits.)

Thus, in some impulse radio systems, the pseudo-random (PN) code

15 component is used for different purposes: channelization; energy smoothing in the frequency domain; and interference resistance. Channelization is a procedure employed to divide a communications path into a number of channels. In a system that does not use a coding component, differentiating between separate transmitters would be difficult. PN codes create channels, if there is low correlation

20 and/or interference among the codes being used. If there were a large number of impulse radio users within a confined area, there might be mutual interference. Further, while the use of the PN coding minimizes that interference, as the number

of users rises the probability of an individual pulse from one user's sequence being received simultaneously with a pulse from another user's sequence increases. Fortunately, impulse radio systems can be designed so that they do not depend on receiving every pulse. In such systems, the impulse radio receiver can perform a correlating, synchronous receiving function (at the RF level) that uses a statistical sampling of many pulses to recover the transmitted information. Advanced impulse radio systems may utilize multiple pulses to transmit each data bit of information, and each pulse may be dithered in time to further smooth the spectrum to reduce interference and improve channelization. These systems may also include a sub-carrier for improved interference resistance and implementation advantages. In other embodiments of an impulse radio system, however, each "bit" of transmitted information can be represented by a single pulse, with no coding component.

Energy smoothing in the frequency domain insures that impulse radio transmissions interfere minimally with conventional radio systems. In some impulse radio systems, optimal energy smoothing is obtained by applying to each pulse a PN code component dither having a much larger magnitude than the information component dither.

Besides channelization and energy smoothing, the PN coding can also makes impulse radio highly resistant to interference from all radio communications systems, including from other impulse radio transmitters. This is critical, as any other signals within the band occupied by an impulse signal can act as interference to the impulse radio. Because there are no unallocated bands at or above 1 GHz

available for impulse radio systems, they must share spectrum with other conventional and impulse radios without being adversely affected. Using a PN code can help impulse systems discriminate between the intended impulse transmission and transmissions from others.

5 In many IR systems, the impulse radio receiver is a direct conversion receiver with a single conversion stage that coherently converts a series of pulses into a baseband signal. The baseband signal is the information channel for the basic impulse radio communications system. In such systems, pulse trains, not single pulses, are used for communications. Accordingly, the impulse radio transmitter in
10 such systems generates a train of pulses for each bit of information. The data rate of such an impulse radio transmission is only a fraction of the periodic timing signal used as a time base. Each data bit modulates the time position of many of the pulses of the periodic timing signal. This yields a modulated, coded timing signal that comprises a train of identical pulses for each single data bit. Some impulse
15 radio receivers typically integrate 200 or more pulses to yield the baseband output. Other systems use a "one pulse per bit" information transmission scheme. The number of pulses over which the receiver integrates is dependent on a number of variables, including pulse rate, bit rate, interference levels, and range.

A block diagram of one embodiment of a basic impulse radio receiver 100 is
20 shown in Fig. 7. The receiver 100 includes a receive antenna 56 for receiving a propagated impulse radio signal 101. The received signal is sent to a baseband signal converter 10 via a receiver transmission line 102, coupled to the receive

antenna 56.

The receiver 100 also includes a decode timing modulator/decode source 55 and an adjustable time base 57. The adjustable time base 57 can be a voltage-controlled oscillator or, as shown, a variable delay generator 52 coupled to the output of a time base 51. The decode timing modulator/decode source 55 generates a primary timing pulse (decode signal 103) corresponding to the PN code used by the associated impulse radio transmitter (not shown) that transmitted the propagated signal 101. The adjustable time base 57 generates a periodic timing signal having a train of template signal pulses with waveforms substantially equivalent to each pulse of the received signal 101.

The baseband signal conversion process performed by the converter 10 includes a cross-correlation operation of the received signal 101 with the decode signal 103. Integration over time of the cross-correlated received signal generates a baseband signal 104. The baseband signal 104 is then demodulated by a demodulator 50 to yield a demodulated information signal 105. The demodulated information signal 105 is substantially identical to the information signal of the transmitter that sent the received signal 101.

The baseband signal 104 is also coupled to a low pass filter 53. The low pass filter 53 generates an error signal 106 for an acquisition and lock controller 54 to provide minor timing adjustments to the adjustable time base 57.

As noted above, the circuit or device in an impulse radio receiver that converts the received impulses into a baseband signal is sometimes referred to as a

cross-correlator or sampler. The baseband signal converter of an impulse radio receiver integrates one or more pulses to recover the baseband signal that contains the transmitted information. One embodiment of a cross-correlator device usable in an impulse radio receiver is described in U.S. Patent No. 5,677,927, issued
5 October 14, 1997, and assigned to Time Domain Corporation. The disclosure of the '927 Patent is incorporated in this specification by reference.

Unfortunately, prior art baseband signal converter devices and circuits have not been entirely satisfactory or are subject to inherent performance limitations. In general, such converter devices have been constructed from discrete electronic
10 components. The deficiencies inherent in discrete circuit designs include high power consumption, excessive device size, and a need for careful matching and/or "fine tuning" of component values and/or operational parameters to produce accurate and consistent performance. For example, the converter circuit described in Fig. 2a of U.S. Patent No. 4,979,186 uses a sampling bridge requiring four diodes
15 that must be carefully matched in performance characteristics. Similarly, the converter circuit design shown in Fig. 3 of the '186 patent can produce a performance-degrading signal offset that varies over time and temperature. Moreover, the use of discrete electronic components in the converter device places undesirable limits on the switching speeds of the active components used in the
20 circuits, making it more difficult to perform the signal conversion process using very short sample times.

A further issue that has not been satisfactorily addressed by prior art

baseband signal converter designs is flexibility in application. Some important impulse radio applications can be enabled or enhanced by concurrently operating multiple baseband converter circuits in a single receiver. Scanning and rake receivers are examples of impulse radio applications where the use of two or more baseband signal converters in a single receiver would be highly desirable. Unfortunately, a baseband signal converter device that integrates multiple converter circuits in a single, low profile package has not been available in the prior art.

What is needed, then, is low profile, low power integrated circuit device containing one or more circuits that can convert time-modulated radio pulses into a baseband signal, and that is capable of executing the conversion process accurately and consistently over time and temperature using a short sample period.

SUMMARY OF THE INVENTION

In accordance with one object of the invention, a baseband signal converter device combines three independent baseband converter circuits packaged into a single integrated circuit. The device includes an RF input coupled through a wideband variable gain amplifier to corresponding RF signal inputs on each separate signal converter circuit. Separate timing pulse inputs and baseband signal outputs are provided external to the device, for each converter circuit. The variable gain amplifier has an auxiliary signal output coupled to a power detector to provide automatic gain control to the RF amplifier.

Each converter circuit in the device includes an integrator circuit coupled to the RF signal input and a pulse generator coupled to the timing pulse input. The pulse generator provides a sampling pulse to the integrator to control the period during which the integrator integrates each pulse in the RF input signal.

5 The output of the integrator is coupled through a buffer amplifier to a track and hold circuit. A track and hold signal from a track and hold control circuit in the converter device circuit allows the track and hold circuit to track and stabilize the output of the integrator. The output of the track and hold circuit provides a baseband signal output that is usable by a conventional impulse radio demodulator

10 within an impulse radio receiver.

The integrator circuit includes an integrator capacitor connected to a resistive load through a pair of Schottky diodes. A current source and current steering logic steers the current between the load and integrator capacitor and a separate constant bias circuit depending on whether a sampling pulse is present. In

15 addition, a current equalizer circuit monitors the voltage across the load resistor so that an average zero voltage is maintained across the integrator capacitor.

BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 is a block diagram of the baseband signal converter device of this invention, showing multiple converter circuits arranged for single or concurrent

20 operation in a single integrated circuit.

Fig. 2 is a block diagram of one of the converter circuits as used and shown in the device of Fig. 1.

Fig. 3 is a block diagram of the signal integrator circuit used in the converter circuit of Fig. 2.

5 Fig. 4 is a schematic diagram of a first portion of a preferred embodiment of the signal integrator circuit of Fig. 3.

Fig. 5 is a schematic diagram of a second portion of the preferred embodiment of the signal integrator circuit of Fig. 3, showing the current equalizer circuit.

10 Fig. 6 is a timing diagram showing the relationship between the RF pulses, timing signals, and baseband output signals as used and generated in the converter circuit of Fig. 2.

Fig. 7 is a block diagram of one embodiment of a wideband impulse radio receiver for converting time-modulated RF pulses into baseband signals.

15 Fig. 8 is a plan view of the mechanical package and pin connections for the integrated circuit device of Fig. 1.

DESCRIPTION OF THE PREFERRED EMBODIMENTS

Baseband Converter Device Overview

20 A block diagram of one embodiment of the baseband converter device 10 of the present invention is shown in Fig. 1. Preferably, the converter device 10 is manufactured as an application specific integrated circuit (ASIC) in which the various device circuits are fabricated within a single integrated circuit device

package 12. In the embodiment of Fig. 1, the device 10 includes three separate baseband converter circuits 11. Each converter circuit 11 has an RF signal input 15, a timing pulse input 14, and a baseband signal output 16. The RF signal inputs 15 for each converter circuit 11 are internally connected in parallel to the output 33 of a broadband, variable gain RF amplifier 13. The input of amplifier 13 is connected to device RF input 17 external to the device package 12 so that the device RF input 17 can be electrically coupled to an antenna 56 as part of an impulse radio receiver 100 (Fig. 7). Similarly, each timing pulse input 14 and baseband signal output 16 defines a connection point external to device package 12 so that the individual converter circuits 11 can be controlled by separate timing signals to generate separate baseband signals.

Preferably, the amplifier 13 will have an auxiliary output 34 connected to the input of a power detector 18. The signal produced by amplifier 13 at auxiliary output 34 is a rectified, low frequency auxiliary signal having electrical characteristics that correspond to variations in the power level of the signals at RF input 17. The power detector 18 uses this auxiliary signal to generate a power level signal at an external terminal 19. The power level signal at terminal 19 can be used by an external signal processor (not shown) to determine if the amplifier 13 is overloaded and, if so, to calculate and generate a gain adjust signal at gain adjust input 7. This insures that device amplifier 13 always operates to provide signals at RF signal inputs 15 that are within the operating range of converter circuits 11. In one embodiment of the device 10, the amplifier 13 will have a gain that is adjustable

from 0db to 30db for wideband impulse radio signals between 1-4GHz, having a magnitude of -10 dbm or lower. In addition, the amplifier 13 should be non-dispersive to pulses with a noise figure of 15 dB or less.

Although the general techniques used to manufacture the device 10 as an ASIC are well known in the art, the device circuits will preferably be fabricated using a silicon germanium process. This will enhance the ability of the transistors and other switching components within converter circuits 11 to process very short monocycle RF pulses, using timing pulses of 300 ps or less.

Converter Circuit Overview

Fig. 2 is a block diagram showing the internal sub-systems of a preferred embodiment of the converter circuit 11. The RF signal input 15 is electrically connected to input 28 of an integrator circuit 23 to provide a differential RF input signal V_{inp} , V_{inn} . The converter circuit 11 also includes a track/hold control 20, a pulse generator 21, and a reset control 22, each having timing inputs connected in parallel to corresponding timing pulse input 14. This allows track/hold control 20, pulse generator 21, and reset control 22 to function in response to a primary timing pulse (PG on Fig. 6) at timing pulse input 14.

In response to the primary timing pulse PG at input 14, the pulse generator 21 generates a sampling pulse as a differential signal V_{TRp} , V_{TRn} at input 29 of integrator circuit 23. An external pulse width control input (Fig. 2) can be used to adjust the width of the sampling pulse to set the duration of the sampling and non-sampling periods. Using the novel methods described below, the integrator circuit

23 responds to the sampling pulse V_{TRp} , V_{TRn} and integrates the RF input signal V_{inp} , V_{inn} to provide a differential integrator output signal V_{outp} , V_{outn} at integrator output 27. The integrator output 27 is coupled to signal input 33 of track/hold circuit 26 through a buffer amplifier 25. The output of track/hold control 20 is connected to control input 32 of track/hold circuit 26. Track/hold circuit 26, as will be described below, generates a baseband output signal at baseband signal output 16, in response to the integrator output signal V_{outp} , V_{outn} and to a track and hold control signal at control input 32.

Integrator Circuit

Additional detail describing integrator circuit 23 is provided in block diagram form in Fig. 3, and in the electrical schematics of Figs. 4 and 5. The differential RF input signal V_{inp} , V_{inn} is provided to the bases of a differential transistor pair Q1, Q2 that forms, along with corresponding emitter resistors R3 and R4, the RF signal input stage 47. The collectors of transistors Q1, Q2 are electrically connected to integrator capacitor C1 through a pair of Schottky diodes D1 and D2. A load 48, comprising load resistors R1 and R2, is connected across the integrator capacitor C1, again through diodes D1 and D2. The load resistors R1 and R2 are also connected to a 5 VDC supply voltage VCC and to a current equalizer circuit 40 (Fig. 5) at a current equalizer differential signal input (see signal C_{en} , C_{ep} on Figs. 4 and 5).

A first current assist circuit 41, comprising differential transistor pair Q7, Q8, transistor Q14 and emitter resistor R9, is connected across diode D1. Similarly,

a second current assist circuit 42, comprising differential transistor pair Q9, Q10, transistor Q12, and emitter resistor R11, is connected across diode D2. Transistors Q14 and Q12 (with emitter resistors R9 and R11) are driven by a constant base voltage V_{cs2} to act as current sources for current assist circuits 41, 42 respectively. Current assist circuits 41 and 42 function to switch the diodes D1 and D2 from a low impedance state to a high impedance state, as described below.

The sampling pulse V_{TRp} , V_{TRn} (provided at input 29 of integrator circuit 23) is coupled to the bases of differential transistor pair Q5, Q6 which form sampling pulse input circuit 46. The emitters of transistors Q5 and Q6 are connected to the collector of transistor Q11. Because the base of transistor Q11 is driven by a constant bias voltage V_{cs} , Q11 forms, in conjunction with resistor R10, a current source 43.

A constant bias circuit 45, comprising transistor pair Q3, Q4, and corresponding emitter resistors R5 and R6, is connected across integrator capacitor C1, again through diodes D1 and D2, respectively. The bases of transistors Q3 and Q4 are connected to a common bias voltage. In conjunction with current source 43 and sampling pulse input circuit 46, constant bias circuit 45 causes current to flow through the load 48 even when the sampling pulse V_{TRp} is low (non-sampling period), or when there is no RF pulse V_{inp} , V_{inn} present. In other words, the load current sourced through Q11 is "steered" by this current steering logic during the absence of a positive sampling pulse (a non-sampling period when V_{TRp} is low at the base of Q5) through Q3 and Q4. By steering the load current to Q3, Q4 (when V_{TRn}

is low), and to D1, D2, Q8, and Q9 when V_{TRp} is high, rather than simply switching the load current on and off, the unwanted "ground bounce" noise that might otherwise be generated within the integrator circuit 23 is minimized.

A pull up network 44, including transistor Q13 and resistors R7 and R8, is
 5 connected between the supply voltage V_{cc} and the integrator output 27.

The novel current equalizer circuit 40 of this invention is schematically illustrated on Fig. 5. The fundamental purpose of current equalizer circuit 40 is to adjust the current flow through load resistors R1 and R2 when the converter circuit 11 is not sampling the RF input signal V_{inp} , V_{inn} that is when V_{TRp} is low. By
 10 adjusting the current flow through the load resistors R1 and R2 during this time (no sampling pulse), a zero voltage is applied across diodes D1 and D2. This eliminates any offset voltage that would otherwise have to be corrected or compensated for.

The Schottky diodes D1 and D2 are in a high impedance state when Q8 and Q9 are turned off. This isolates the integrator capacitor C1 from the rest of the
 15 integrator circuit 23. When the timing pulse PG (Fig. 2) at timing pulse input 14 is low, the reset control 22 causes the reset circuit 24 (Fig. 2) to discharge the integrator capacitor C1. When the timing pulse PG at timing pulse input 14 goes high, the reset control 22 is disabled. Without the isolation provided by the diodes D1 and D2, the voltage across capacitor C1 would decay too quickly and the ability
 20 of the integrator circuit 23 to process the narrow pulses inherent in impulse radio would be degraded. As described with reference to the preferred embodiment, the high impedance state achieved by the diodes D1 and D2 must be such that the

voltage across integrator capacitor C1 does not fall or "droop" by an amount that will create an error, before the track and hold circuit 26 can acquire it.

The current equalizer signal C_{en} , C_{et} developed across the load resistors R1 and R2 is coupled to the bases of transistor pair Q19, Q20 of current equalizer circuit 40, through the low pass filter formed by R19, R20, and C2. The emitters of transistor Q19 and Q20 are connected to the bases of transistor pair Q15 and Q16, respectively. The collectors of transistors Q15 and Q16 are connected to the supply voltage V_{cc} (through resistors R13, R14) and to the bases of transistor pair Q17, Q18. The collectors of transistors Q17 and Q18 are connected directly across load resistors R1 and R2 (Fig. 4) respectively. The bases of transistors Q25, Q26, Q27, and Q28 are driven by a constant bias voltage V_{cs} so that, in combination with emitter resistors R12, R21, R22, and R23, they act as current sources for transistors Q19, Q20, and for transistor pairs Q15, Q16 and Q17, Q18. Transistors Q21-Q24 function as diodes to limit the collector voltage at Q25 and Q26 to a level that is less than their breakdown voltages. Therefore, transistors Q17 and Q18 can respond to changes in the current equalizer signal C_{en} , C_{et} to adjust and equalize the current through load resistors R1 and R2 (Fig. 4). This will maintain a zero average voltage across the integrator capacitor C1 when the integrator circuit 23 is not sampling the RF input signal V_{inp} , V_{inn} .

When the integrator is sampling during the sampling period (V_{TRp} is high), the current equalizer circuit 40 has little effect because transistors Q5, Q8 and Q9 are turned on for a short period that is not significant compared to the time

constant of the low pass filter formed by R19, R20, and C2 (Fig. 5). During this sampling period, the transistor pairs Q7, Q8 and Q9, Q10 forward bias the diodes D1 and D2. This places the diodes D1 and D2 in a low impedance state such that the time constant formed by the diodes in combination with capacitor C1 is less than the sampling period. When the integrator circuit 23 is finished sampling (non-sampling period, V_{TRp} is low), Q8 and Q9 (as part of current assist circuits 41 and 42) turn off as Q7 and Q10 turn on. This places the diodes D1 and D2 in a high impedance state, again isolating the integrator capacitor C1 from the rest of the integrator circuit 23. The voltage across C1 (V_{outp} , V_{outn}) will then remain relatively constant, corresponding to the RF input signal V_{inp} , V_{inn-} , integrated over the duration of the sampling pulse V_{TRp} , V_{TRn} . Using this novel arrangement, the integrator output signal V_{outp} , V_{outn} will not be critically affected by errors created by mismatched load resistors, ground bounce noise, or variations in temperature that may alter component values in the converter circuit 11.

Operation of the Baseband Converter Device

Referring now to Figs. 1 – 7, the operation of the baseband converter device 10 can be understood, with reference to a single RF monocycle pulse V_{in} (Fig. 6). Assuming that the converter device 10 is used in conjunction with a typical impulse radio receiver 100 as shown in Fig. 7, a periodic primary timing pulse PG is generated by a decode timing modulator/decode source 55 and coupled to timing pulse input 14. Typically, each primary timing pulse PG will have a pulse width of 6 ns or less. The incoming primary timing pulse PG triggers the pulse generator 21

to generate a sampling pulse V_{TR} at input 29 of integrator circuit 23. As shown on

Fig. 6, the sampling pulse V_{TR} is delayed following the leading edge of primary timing pulse PG. The length of the delay is not critical and will typically be between 1 and 2 ns. However, the length of the delay must be fixed precisely within
 5 a few picoseconds. The sampling pulse V_{TR} is narrow, having a fixed width that can range between 180 and 300 ps, such that an appropriate segment of each RF input pulse V_{in} can be sampled and integrated. As described above, the length of the sampling pulse V_{TR} determines the period during which the integrator circuit 23 is processing and integrating the RF pulses.

10 Looking at Fig. 4, the sampling pulse V_{TR} is provided as differential input signal V_{TRp} , V_{TRn} at the bases of transistor pairs Q7, Q8; Q5, Q6; and Q9, Q10. Therefore, when the sampling pulse V_{TR} is high, Q8 is turned on, allowing a load current to flow through R1, D1, Q8, and Q14. Similarly, during the sampling period defined by when sampling pulse V_{TR} is high, a load current will flow through R2,
 15 D2, Q9, and Q12. If there is an RF pulse (V_{inp} is high) during the time that sampling pulse V_{TRp} is high, both transistors Q1 and Q5 will be turned on. Because diodes D1 and D2 are in a low impedance state at this time, a differential, non-zero voltage is applied across integrator capacitor C1. At the end of the sampling period (V_{TRp} is low), transistor Q5 is turned off, and transistor Q6 is turned on, steering the
 20 load current through transistors Q3, Q4, Q6, and Q11, with diodes D1 and D2 isolating capacitor C1. This produces an integrator output signal V_{outp} , V_{outn} at

integrator output 27 that corresponds to the sampled portion of the RF input pulse V_{in} , integrated during the sampling period defined by the sampling pulse V_{TR} .

As described above, during the period that the integrator circuit 23 is not sampling (V_{TRp} is low), the current equalizer circuit 40 is monitoring the voltages across load resistors R1 and R2. Any change in voltage caused by unmatched resistors R1 and R2, or by variations in ambient conditions, is compensated for by the current equalizer circuit 40.

As best seen on Fig. 2, the integrator output signal V_{outp} , V_{outn} , after being amplified in buffer amplifier 25, is coupled to input 33 of track and hold circuit 26. In response to a track and hold pulse (Fig. 6) generated by track and hold control circuit 20, and coupled to input 32 of track and hold circuit 26, track and hold circuit 26 "tracks" the integrator output V_{outp} , V_{outn} of integrator circuit 23 while the track and hold pulse is high and holds the tracked integrator output during the period that the track and hold control pulse is low. As shown in Fig. 6, the track and hold pulse, although triggered by the primary timing pulse PG, is delayed to begin after the primary timing pulse PG but before the sampling pulse V_{TR} begins. The track and hold pulse must be wide enough to stabilize the voltage across C1, which is not changing when V_{TRp} is low. Preferably, the track and hold pulse will be 2-6 ns wide, +/- 0.1 ns. The integrator output V_{outp} , V_{outn} signal, as tracked by the track and hold circuit 26, will then be held until the next RF pulse V_{in} appears, which will ordinarily occur at approximate 100 ns intervals.

In the preferred embodiment, functional blocks 20 and 26 have been referred to and described using the phrase "track and hold." However, those of skill in that art will recognize that a circuit or functional block referred to in the art as a "sample and hold" circuit will function in an equivalent manner, in that all sample and hold circuits have some finite "aperture" time during which the signal is being tracked.

In an impulse radio system where each data bit in the information component is represented by a single pulse, an impulse radio signal will comprise a train of hundreds of time-modulated pulses (only one of which is illustrated on Fig. 6). Therefore, the process described above will have to be repeated many times within the converter device 10 in order to obtain a complete baseband signal. To facilitate this, the reset control circuit 22 generates a reset pulse on reset line 30 (Fig. 2) that goes low in response to the primary timing pulse PG. Essentially, except for unavoidable switching delays inherent in the circuitry, the reset pulse is an inverted version of the primary timing pulse PG. The reset pulse is sent to a reset circuit 24 (a FET switch for example) that is coupled to output 27 of integrator circuit 23. When the reset pulse goes low, the integrator output 27 is effectively shorted by the reset device 24, so that the integration process can begin again with a zero voltage across integration capacitor C1 (Fig. 3). The track and hold circuit 26 is conventional in design, and can simply be a FET switch connected to a capacitor, where the FET switch is open during the hold period.

The output of the track and hold circuit 26 thereby provides, at baseband output 16, a baseband output signal from the converter circuit 11. The baseband output signal can then be coupled to the input of a conventional impulse radio demodulator 50 (Fig. 7) where the information component of the impulse radio signal can then be extracted.

The operation of the converter device 10 of this invention has been described with only one converter circuit 11 being used by an impulse radio receiver, having the configuration represented by Fig. 7. However, the converter device 10 can be used in other receiver configurations (including radar systems) and for that purpose has been provided, as shown in Fig. 1, with three converter circuits 11 that can function independently. For example, an impulse radio scanning receiver would benefit from using two converter circuits 11 concurrently to look for multiple transmissions having different PN code components (that is, signals transmitted on different "channels"). To improve the rejection of unwanted multi-path signal interference, a rake receiver could use two or more converter circuits as well.

The application of the novel converter device of this invention has been described in one embodiment of a wideband impulse radio system in which the impulse waveform (V_{in}) is shown on Fig. 2 as an idealized Gaussian monocycle. Due to system and component limitations, or for other design reasons, the actual waveform shown on Fig. 2 may be not be a true monocycle pulse. Persons of ordinary skill in the art will recognize that impulse radio systems are not limited to any particular impulse shape or characteristic. The converter device of this

invention can be used in impulse radio systems where the RF impulses being converted are not monocycles and/or do not have a Gaussian wave shape, where the impulses are transmitted at different frequencies and bandwidths, and with or without coding components being applied to the signal.

5 Thus, although there have been described particular embodiments of the present invention of a new and useful Baseband Signal Converter for a Wideband Impulse Radio Receiver, it is not intended that such references be construed as limitations upon the scope of this invention except as set forth in the following claims. Also, although certain embodiments of the invention have been described in
 10 combination with specified functional and operational parameters, these parameters are provided for illustrative purposes only and are not deemed limitations on the scope of the invention.